Low-Latency Synchronous Representations of Asynchronous Processes

نویسندگان

  • Mohamed N. Menaa
  • Dan R. Ghica
چکیده

We revisit a technique called round abstraction as a solution to the problem of building low-latency synchronous systems from asynchronous specifications. Although in general round abstraction is not compositional, we identify sufficient properties to guarantee correct composition, thereby proposing a framework for round abstraction that is totally correct when applied to asynchronous behaviours. As an application, we derive a synchronous game semantics from a conventional sequential one using a round abstraction algorithm. This model can be concretely represented as finite state automata which correspond to digital circuits, thus giving a semantically directed, correct-by-construction compiler from a higher order programming language to gate-level descriptions.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Low Latency Asynchronous First-in-first-out (fifo) in Dual-supply Systems

Low latency asynchronous first-in-first-out (FIFO) in dual-supply systems is presented in this paper. A new asynchronous FIFO cell is proposed and can be used to communicate data items among modules not only at different clock frequencies for globallyasynchronous locally-synchronous (GALS) systems but also in dual-supply systems. The properties of the asynchronous FIFO architecture with periphe...

متن کامل

Point to Point GALS Interconnect

Reliable, low-latency channel communication between independent clock domains may be achieved using a combination of clock pausing techniques, self-calibrating delay lines and an asynchronous interconnect. Such a scheme can be used for point-to-point communication in a globally asynchronous locally synchronous (GALS) system, a possible methodology for managing the predicted increase in clock do...

متن کامل

Two Efficient Synchronous Û Asynchronous Converters Well-Suited for Network on Chip in GALS Architectures

This paper presents two high-throughput, low-latency converters that can be used to convert synchronous communication protocol to asynchronous one and vice versa. These two hardware components have been designed to be used in Multi-Processor System on Chip respecting the GALS (Globally Asynchronous Locally Synchronous) paradigm and communicating by a fully asynchronous Network on Chip (NoC). Th...

متن کامل

Nexus: an asynchronous crossbar interconnect for synchronous system-on-chip designs

Asynchronous circuits can provide an elegant and high performance interconnect solution for synchronous systemon-chip (SoC) designs with multiple clock domains. This “globally asynchronous, locally synchronous” (GALS) approach simplifies global timing and synchronization problems, improving performance, reliability, and development time. Fulcrum Microsystems’ SoC interconnect, “Nexus”, includes...

متن کامل

Ternary Tree Asynchronous Interconnect Network for Gals’ Soc

Interconnect fabric requires easy integration of computational block operating with unrelated clocks. This paper presents asynchronous interconnect with ternary tree asynchronous network for Globally Asynchronous Locally Synchronous (GALS) system-on-chip (SOC). Here architecture is proposed for interconnection with ternary tree asynchronous network where ratio of number NOC design unit and numb...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2011